Wafer defect maps serve as a primary diagnostic tool for process engineers, enabling the visualization of spatial defect distributions and the identification of potential equipment or process issues. As technology nodes shrink and device densities increase, the volume of inspection data has grown exponentially, rendering manual inspection impractical and necessitating automated solutions for defect pattern recognition. Modern semiconductor manufacturing depends critically on automated wafer defe