With the rapid advancement of digital integrated circuits, transistor sizes and integration levels have grown at an unprecedented rate, leading to increasingly complex design processes. A key challenge in digital layout design is the placement and routing of standard cell circuit layouts, which directly impact chip quality and performance. Power is a critical factor in evaluating standard cells. To enable low-power standard cell layouts, the depth-first search (DFS) algorithm is proposed to mode